A fast instruction fetch unit for an embedded stack processor

نویسندگان

  • Alongkot Burutarchanai
  • Vishnu Kotrajaras
  • Prabhas Chongstitvatana
چکیده

The purpose of this work is to improve performance of a 16-bit stack processor. This processor is suitable for embedded applications. A stack processor has an advantage of low complexity but its performance can be improved. Observing the instruction fetch consumes 53% of the execution cycle, focusing on improving instuction fetch is the primary goal of this work. The proposed scheme uses 16-bit fetch with some additional path to reduce the number of control cycle. The work also suggests the use of instruction compression. The result shows the performance improvement of 32% and 37% respectively, achieving the reduction in instruction fetch cycle by 61% and 70%. Keyword : Instruction fetch, stack processor, embedded system A fast instruction fetch unit for an embedded stack processor Alongkot Burutarchanai, Vishnu Kotrajaras, Prabhas Chongstitvatana Department of computer engineering Chulalongkorn university Bangkok 10330, Thailand E-mail : [email protected], [email protected],[email protected]

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Optimizing CAM-based instruction cache designs for low-power embedded systems

Energy consumption and power dissipation are important concerns in the design of embedded systems and they will become even more crucial with finer process geometry, higher frequencies, deeper pipelines and wider issue designs. In particular, the instruction cache consumes more energy than any other processor module, especially with commonly used highly associative CAM-based implementations. Tw...

متن کامل

Power Savings in Embedded Processors through Decode Filter Cache

In embedded processors, instruction fetch and decode can consume more than 40% of processor power. An instruction filter cache can be placed between the CPU core and the instruction cache to service the instruction stream. Power savings in instruction fetch result from accesses to a small cache. In this paper, we introduce decode filter cache to provide decoded instruction stream. On a hit in t...

متن کامل

Boosting SMT Performance by Speculation Control

Simultaneous Multithreading (SMT) is a technique that permits multiple threads to execute in parallel within a single processor. Usually, an SMT processor uses shared instruction queues to collect instructions from the different threads. Hence, an SMT processor’s performance depends on how the instruction fetch unit fills these instruction queues. On each cycle the fetch unit must judiciously d...

متن کامل

Low Power Instruction Fetch using Profiled Variable Length Instructions

Computer system performance is highly dependent on high access rate and low miss rate in the instruction cache, which also have implications on energy consumed by fetching instructions. Simulation experiments on a small scalar processor typical for embedded systems show that up to 20% of the overall processor energy is consumed in the instruction fetch path and that as much as 23% of the execut...

متن کامل

THIC and OpenSPARC: Reducing Instruction Fetch Power in a Multithreading Processor

The OpenSPARC T1 is a multithreading processor developed and open sourced by Sun Microsystems (now Oracle) [1]. We have added an implementation of our low-power Tagless-Hit Instruction Cache (TH-IC) [2] to the T1, after adapting it to the multithreading architecture found in that processor. The TH-IC eliminates the need for many instruction cache and ITLB accesses, by guaranteeing that accesses...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004